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Abstract—A design flow for class C radiofrequency (RF)
power amplifiers (PAs) with on-chip passive output network
in nanometric technologies is proposed. While class C PAs
achieve high efficiency with off-chip output networks when fully-
integrated, low-Q discrete components decrease the efficiency and
present a trade-off in the design. This work intends to bring a
solution to that trade-off. The design flow is based in actual
transistors’ DC curves and inductors simulation data provided
by the foundry. A complete design space map of efficiency and
components design for a given power and harmonic level at the
output is generated, allowing the designer to select the best trade-
off. A design example for a IEEE 802.15.4 2.4 GHz compliant
PA in a 90 nm CMOS technology is presented.
I. INTRODUCTION
The notorious increment of very low power wireless ap-
plications using on-chip transceivers, force Power Amplifier
(PA) designers to reduce the consumption of this power
hungry block as much as possible without jeopardizing its
performance. The use of nanometric technologies, whereas
makes possible RF low power design, requires to handle the
non-ideal characteristics of transistors and low supply voltages.
Furthermore, full integration using on-chip, low quality factor
inductors, also presents a challenge. This paper presents a
design approach that handles these aspects: allow the designer
to select the most appropriate trade-off between efficiency
and components size for a given output power and harmonic
content, while taking into account the actual transistor and
inductor characteristics.
In constant modulation schemes where linearity is not
needed in the output stage, as in the IEEE 802.15.4 standard,
high efficiencies can be achieved due to the use of non-
linear PAs with off-chip output networks (for example class
C or E). However, the use of fully integrated output network
adds considerable losses that do not allow the implementation
of highly efficient PAs and also makes the definition of
the optimum design a challenging task. Some works have
proposed parasitic-aware design flows [?], [?] based on a
simulator on the loop approach. It is the aim of this work
to present a solution with a simple parasitic-aware “feed-
forward” approach, for a particular case of the class C PA,
though the general approach can be applied to other topolo-
gies. This “feed-forward” approach provides a global view of
the trade-offs and a way to select an initial design.
In order to solve the design’s trade offs, the transistor’s
input voltage space (represented by the DC and RF signal
components) is swept using Matlab routines and a design
map is generated, allowing the designer to select the best
configuration, e.g. with maximum efficiency. To do so in
each design point the transistor’s behavior is analyzed and
an optimum output network and transistor size are designed.
The input network is not considered in the analysis and the
efficiency studied is the one of the power supply to RF
conversion.
Traditional theoretical analysis of class C PAs efficiency
considers a fairly ideal transistor [?], [?], [?]. Despite this
simple approach is useful for long channel transistors, it is not
the case when nanometric devices are used, e.g. because of its
drain current strong dependency with drain voltage variations.
So an approach was developed, which is new as far as the
authors know, which is based on actual DC drain current
vs. gate and drain voltages curves. This enables to take into
account second order and short channel effects, as well as
sub-threshold operation. Parasitic capacitances of the transistor
are not considered in order to simplify the analysis, as their
impact is not important due to the technology used and the
transistor dimensions considered when focusing in low power
applications, e.g. IEEE 802.15.4 standard.
To study the efficiency of the output network the parasitics
of the on-chip inductors were reckoned in our routines by
acquiring inductor characteristics through simulation using the
information provided in the foundry inductor library.
This work is laid out as follows. Section ?? introduces the
PA architecture used in this work. In Section ?? the proposed
design flow is described. Finally, Section ?? shows a particular
PA design following the procedure discussed previously.
II. PA ARCHITECTURE
The schematic shown in Fig. ?? is composed by a MOS
transistor and an arbitrary output network, it could represent a
class A, AB, B or C PA [?]. The operating class or conduction
angle (fraction of the period where the transistor conducts) is
to be determined by the gate’s bias vDCG and signal amplitude
vRFG . Then, the expression of vG is
vG = vDCG + v
RF
G sin(ω0t) (1)
(a) PA Architecture (b) Proposed output network
The output network is utilized: (i) to bias the drain to
the supply voltage VDD; (ii) to present a properly designed
impedance value RO at the working frequency to obtain the
desired output power; and (iii) to filter the harmonic currents.
The amount of filtering depends on the desired application.
Considering the IEEE 802.15.4 standard, harmonics power
must be 20 dB below the fundamental output.
Assuming the harmonics filtered, the drain voltage is ap-
proximately sinusoidal
vD = VDD − vRFD sin(ω0t) (2)
vRFD = ROIfund (3)
with Ifund the amplitude of the Fourier fundamental com-
ponent of the drain current.
The MOS drain efficiency ηMOS (RF power delivered to
the output network over DC power taken from VDD) and the
network efficiency ηNW (power delivered to the load over
power taken from the transistor) are
ηMOS =
PNW
PDC
=
Ifund × vRFD
2IDCVDD
(4)
ηNW =
PRL
PNW
(5)
So the total PA efficiency η can be written as
η = ηMOS × ηNW (6)
The drain voltage amplitude vRFD must be close to VDD in
order to have high ηMOS according to (??). So the maximum
(vD,max) and minimum (vD,min) for the drain voltage swing
have to be determined by the maximum drain voltage the
technology can support (1.2 V for standard 90 nm MOS
transistors in our case) and by the minimum so that the drain
current is not cut. There is some freedom in choosing this
one, it was found 0.2V to be a good choice for the studied
technology. Then vRFD and VDD are determined by
vRFD =
vD,max − vD,min
2
(7)
VDD =
vD,max + vD,min
2
(8)
Figure 1. Flow diagram of the method proposed.
III. PA DESIGN FLOW
To generate the efficiency design map the gate voltage
parameters vDCG and v
RF
G are swept. The portion of the space
explored is vDCG + v
RF
G < vG,max. For the technology being
used vG,max is 1 V.
In each point, for a given output power (PRL), the tran-
sistor’s size (W/L) and efficiency (ηMOS) are calculated, an
optimum output network is designed (intended to maximize
ηNW ) and the PA’s total efficiency (η) computed.
This procedure is separated in two analysis, the first only
considers the behavior of the transistor and the second one
designs the lumped network. The first analysis is independent
of which output network is used. Whereas the second is
done using a particular network topology. At the end of the
procedure both analysis are combined to obtain the global
result of efficiency and components design.
The complete analysis flow for each design point, which
was implemented in Matlab routines, is shown in Fig.??. The
next sub-sections describe each step.
A. MOS Transistor analysis
As it was already explained, in order to model the tran-
sistor’s drain current accurately its DC value is extracted
from simulation (in SpectreRF with BSIM4 for the selected
90nm technology) varying both vG and vD. Then iD data is
normalized regarding transistor width and length ratio W/L,
obtaining iDn(vG, vD). Having the channel length L fixed,
these curves are slightly dependent on W , so the normalization
is only valid for certain range. This is solved having indepen-
dent data for a few W regions.
Using the iDn(vG, vD) data the time domain normalized
drain current iDn(θ) (with θ ∈ {0, 2pi}) is calculated starting
from vG and vD time domain voltages, from (??) and (??).
Then, its first four Fourier terms are calculated (iDn,DC ,
iDn,fund, iDn,2ndharm and iDn,3rdharm). With the normal-
ized current the conduction angle, θcond which indicates the
operating class and the amount of non-linearity, can also be
obtained
Then, from (??), ηMOS is calculated. Also pNW , the
power delivered to the output network normalized by W/L
is computed using (??).
pNW =
iDn,fund × vRFD
2
(9)
(a) MOS Efficiency (b) Normalized Power
(
pNW
max(pNW)
)
(c) Second harmonic (d) Third harmonic
Figure 2. MOS Efficiency, Normalized power and harmonics in the design
space
Figs. ?? and ?? show efficiency and normalized power
contours versus pair (vDCG , v
RF
G ). PA class divisions are also
shown according to conduction angle1. As expected, when
moving from class A to class C ηMOS rises (the maximum
is obtained with zero bias), while normalized power drops. In
Figs. ?? and ??, second and third harmonics contours of iDn
are shown; and as expected harmonics rise when moving from
class A to class C.
B. Output network analysis
In this work we choose to use a fully integrated pi network,
as depicted in Fig. ??. Similar topologies can be found in
other class C PA implementations, e.g. [?]. This network can
comply with the requirements for the output network described
in section ??, but with the restriction that RO must be greater
than RL. This is not an inconvenient when low power outputs
are needed (e.g. in IEEE 802.15.4), where RO values are
always higher than RL (assumed to be 50 Ω). It has only
one degree of freedom, for example having chosen a value
for Lind the values for Cs and Cp are exactly determined.
This network was chosen for its simplicity and for using
only one inductor, because inductors are generally the main
cause for network losses. The inductor losses, represented
by its parallel resistance Rp, determines the efficiency. The
network’s capacitors are supposed lossless.
The resistance RO shown by the network at the fundamental
frequency is the parallel of Rp and RO ′, where RO ′ is the
resistance converted from RL at the fundamental frequency
1Here we calculate the conduction angle as the portion of the period while
the drain current is higher than the 1% of its maximum.
(a) Quality factor (b) Parallel resistance
Figure 3. Qind and Rp vs. Lind
by the pi network (Lind,Cs and Cp) without considering the
inductor losses. The power delivered to the load PRL is the
power taken by RO ′, so PRL and the efficiency of the network
ηNW (??) can be written as
PRL =
vRFD
2
2RO ′
(10)
ηNW =
Rp
Rp +RO ′
(11)
Hence, a large value of parallel parasitic resistance Rp is
required to achieve high efficiency. This parasitic resistance is
related to the inductor’s quality factor as Rp = Qind×(ω0Lind).
For the technology used in this work, we swept the inductor
design space in order to find the maximum quality factor
available vs. the inductance value, as well as the geometry
of those inductors. Fig. ?? shows the Qind and Rp values (at
2.4 GHz, the working frequency in our case) vs. inductance
Lind. The inductors that have the maximum parallel resistance
for each inductance value are the ones used in the network
design routines.
The quality factor of the network -and so the network’s
filtering capability- decreases when Lind increases, while Rp
augments, as it is seen in Fig. ??. Therefore, to have the best
network efficiency the inductance Lind must be chosen as high
as possible while the network sufficiently filters the harmonics.
Given the required output power PRL a network is designed
(i.e. the capacitors’ values) for each inductor, in order to
show the correct RO ′ value (obtained by using (??)). Then
its amount of harmonic filtering is calculated. An example of
filtering vs. inductance is depicted in Fig. ??. The amount
of filtering is calculated for the second and third harmonics
(supposing the higher ones are negligible), although as shown
in Figs. ?? and ?? the second is almost always stronger.
C. Total efficiency and components design
With the harmonics values (iDn,2ndharm and iDn,3rdharm)
and the harmonics filtering vs. network design, the optimum
network (the one that achieves the needed output filtering with
highest efficiency) is chosen for each design space point.
Fig. ?? shows an example of the network efficiency ηNW
contours . As it is expected, the network efficiency decreases
when moving from Class A to Class C zone, due to higher
filtering requirements.
(a) Second harmonic filtering Vs. Lind (b) Network efficiency ηNW
Figure 4. Harmonic filtering Vs. Lind and network efficiency contour
(a) PA total efficiency (b) Transistor’s W/L (normalized to its
minimum)
Figure 5. PA total efficiency and transistor’s W/L contours
Then, combining normalized power delivered to the network
pNW (??) and network efficiency ηNW (??) the transistor’s
aspect ratio is calculated as
W/L =
PRL
ηNW pNW
(12)
Also total efficiency η is calculated with (??).
The contours of efficiency η , transistor’s aspect ratio W/L
(both shown in Fig. ??) and the ones of inductance and
capacitances values form a design space map which can be
used by the designer to select an optimum design. For example
it could be found the design with the highest efficiency
given certain constraints for the components sizes. It is to be
noted that this optimum can be in any of the classes regions
(A,AB,B,C) and not only in class C.
IV. DESIGN EXAMPLE
This section presents a proof of concept regarding the design
method here proposed. We studied the design space for PA
compliant with IEEE 802.15.4 2.4 GHz standard given two
2ndHarm
vDCG v
RF
G W Lind Cs Cp PRL (dBm) η (%) (dB)
(V) (V) (µm) (nH) (pF) (pF) Pred. Sim. Pred. Sim. Sim.
0.4 0.5 76 1.7 6.7 3.8 0 -0.1 42.7 41.5 -20.3
0.2 0.8 23 4.0 1.6 2.7 -5 -5.1 41.9 40.1 -21.2
Table I
PREDICTED VS SIMULATED RESULTS
Figure 6. Comparison between Matlab and SpectreRF (pss) time-domain
results
output power requirements (0 dBm and -5 dBm). The high-
est efficiency configurations were selected and the predicted
performances were compared with simulations carried out in
SpectreRF using the periodic steady state analysis.
The transistors used were 1.2 V standard NFET with min-
imal channel length (100 nm). These low voltage transistors
were found to be suitable due to the low output power required.
The load was set to RL = 50Ω and to maximize the drain
swing (as explained in Section ??) VDD was chosen to be 0.7
V.
Table ?? presents the designs and their predicted and
simulated performance. In Fig. ?? the waveforms of drain
current and output voltage are given for the 0 dBm case.
Both performance and time-domain comparisons show good
agreement between predicted and simulated results.
V. CONCLUSION
A design flow intended to find highest efficiency config-
urations for Class C RF Power Amplifiers is proposed. This
method provides the designer a design space map of efficiency
and components (transistors, inductors, capacitors) parameters
starting from output requirements (load, power, harmonics)
and actual transistors and inductors data.
The method is tested by comparing its predicted results with
simulations carried out in SpectreRF for a 90 nm technology
for a IEEE 802.15.4, 2.4 GHz compliant, design example.
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